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Abstract
A novel nanofabrication technique which can produce highly controlled silicon-based nanostructures in wafer scale
has been proposed using a simple amorphous silicon (α-Si) material as an etch mask. SiO2 nanostructures directly
fabricated can serve as nanotemplates to transfer into the underlying substrates such as silicon, germanium,
transistor gate, or other dielectric materials to form electrically functional nanostructures and devices. In this paper,
two typical silicon-based nanostructures such as nanoline and nanofin have been successfully fabricated by this
technique, demonstrating excellent etch performance. In addition, silicon nanostructures fabricated above can be
further trimmed to less than 10 nm by combing with assisted post-treatment methods. The novel nanofabrication
technique will be expected a new emerging technology with low process complexity and good compatibility with
existing silicon integrated circuit and is an important step towards the easy fabrication of a wide variety of
nanoelectronics, biosensors, and optoelectronic devices.




Silicon-based nanostructures including Si and SiO2 are
of great technological importance and considerable
interest, and they have been extensively exploited for a
wide variety of scientific and engineering applications
ranging from attractive plasmonic [1, 2], sensitive bio-
sensor devices [3, 4], phonics crystals to magnetic storage
media [5, 6] and are also the building blocks for a broad
range of nanoelectronic devices such as MOSFET [7, 8],
nanofluidics [9, 10], and optoelectronics devices [11, 12].
Accordingly, there have been a large number of fabrica-
tion techniques and methods to produce highly controlled
silicon-based nanostructures using top-down or bottom-
up patterning strategies in the literatures [13–15]. Based
on these lithographic features, to fabricate successfully
nanostructures, it is easily understood that a most signifi-
cant point is in achieving a good pattern transfer with a
high fidelity into the underlying substrate materials. Al-
though a large number of techniques capable of fabricating
nanofeatures have been developed and are well understood,
including conventional photolithography, electron beam
lithography, nanosphere lithography, nanoimprint lithog-
raphy, and self-assembly of block copolymer, these tech-
niques have encountered their own significant challenges
when patterning nanoscale features for some specific
applications.
In addition, it is well known that fabrication of SiO2
nanostructures with a large scale such as micrometer or
sub-micrometer is fairly easily obtained by using a simple
photo resist (PR) as an etch mask. However, as critical di-
mension (CD) continuously scales below 100 nm, some
critical requirements, such as accurate control of CD, line
edge roughness (LER), and etch uniformity, have been be-
coming more and more challenging [16, 17]. In this case, it
is very difficult for PR as a direct etch mask to feature vari-
ous nanostructures due to poor plasma etching resistances
and thin PR thickness. For example, for typical top-down
fabrication such as 193-nm lithography or electron beam
lithography, the thickness of PR is required to be as thin
as possible in order to improve lithography resolution
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and at the same time to avoid the pattern collapse of
PR [18]. Accordingly, such thin PR thickness in turn
limits the process capability of dry etcher and may
bring a lot of problems including accurate size control,
LER, and etch uniformity when the PR patterns are
transferred to underlying substrate materials. In this case,
it will be very difficult to realize a good patterning by
only PR as an etch mask, as revealed previously by us.
Actually, it is particularly difficult to fabricate well-
controlled SiO2 nanostructures with a good regularity and
controllability in pattern size, edge roughness, and uni-
formity by a simple and facile method, because it is not
easy to find an appropriate mask in nanometer scales with
a high etch selectivity over the resist. Due to the difficul-
ties in obtaining the ultrahigh selectivity of the SiO2 layer
to PR, new mask schemes have been developed for nano-
scale patterning, such as using multilayer structures,
which are typically composed of a SiO2, SiN or SiON hard
mask, an amorphous carbon layer (ACL), and SiO2 under-
layer [19, 20]. The final SiO2 underlayer is patterned with
an etched ACL pattern. This kind of multilayer stacks can
improve the etch selectivity of PR to substrate materials
during plasma etching. However, the multilayer mask
plasma etch involves usually a complex process requiring
expensive machinery and a very high process development
cost. In addition, good control of the etch selectivity be-
tween adjacent layers in the structures is important for
next layer etch process. However, these techniques are ex-
tremely expensive, complex, and accessible only to large-
scale integrated circuit manufacturers. Any simplification
of these processes offers a great advantage in both effi-
ciency and cost, particularly for relatively small-scale fabri-
cation typical in research and scientific fields.
In addition to top-down methods presented above, a
typical bottom-up method such as self-assembly of block
copolymer has drawn considerable attention for the fab-
rication of highly ordered nanostructures in recent years,
since it can access extremely dense and complex nano-
structures over a large area for device applications
[21, 22]. The method is inherently a bottom-up patterning
strategy capable for fabrication of nanostructures in a
cost-effective and high throughput way over a large area
but usually suffers from low structural regularity and
worse uniformity. In recent years, some highly ordered
nanostructures of Si and SiO2 have been successfully fab-
ricated with this technology [23, 24]. However, there are
some challenges to restrict the patterning transfer of block
copolymer to various substrate materials. Among of them,
etch resistance of block copolymer is inherently not strong
enough as an etch mask to produce desirable nanostruc-
tures during pattern transfer. Alternatively, an intermedi-
ate mask layer, such as Cr, is often used to serve as an
etch mask to improve etch resistance of the block copoly-
mer in order to fabricate a wide variety of different
nanostructures [25, 26]. Although the nanofeatures can be
obtained by combing with a lift-off process, it is very
difficult to completely remove all Cr metal film around
the pattern edges because of molecular interaction
forces. This will result in severe edge roughness, which
can be easily subsequently transferred into the under-
lying substrate materials. In addition, the risk of metal
contamination makes the self-assembly difficult to apply
to currently standard process, limiting mass produc-
tion and readily convenient integration into practical
CMOS devices. Therefore, the technique is now not
likely to be integrated into traditional semiconductor
industry.
Apart from metal Cr, inorganic oxide alumina (Al2O3)
is also introduced as an etch mask to fabricate silicon-
based nanostructures [27, 28]. The material demon-
strates a fairly high etch resistance over silicon and SiO2
capable of fabricating various silicon-based nanostruc-
tures. However, a significant drawback is that aluminum
fluoride (AlFx) film will be easily formed on the etched
sidewalls and wafer surfaces as soon as the Al2O3 mater-
ial is exposed to fluorine-based plasmas. The formation
and accumulation of nonvolatile AlFx layer is known to
be a serious issue for plasma etching processes: it causes
process drifts (generating changes in etch rate, etching
profile, selectivity, or uniformity) and metallic contamin-
ation of wafers [29, 30]. It is especially worthwhile not-
ing that AlFx material is extremely etch resistant, and it
cannot be removed from sidewalls clearly and requires
special cleaning chemistries or strategies. Furthermore,
the deposition of the etch products on the sidewalls and
wafer surfaces may modify the surface reaction probabil-
ity of the reactive species of the plasma, which in turn
modifies the plasma chemistry and process perfor-
mances [31]. Indeed, it is considered to be critical to re-
sult in a bad process instability and reproducibility with
worse process controllability.
The pattern transfer routes presented above are gener-
ally complicated or incompatible with currently available
semiconductor equipment and process. Consequently,
with rapid progress of nanotechnology, there is an in-
creasing demand for innovation in nanostructure fabri-
cation techniques by a simple and efficient approach
using readily available nanofabrication tool but with a
capability for fabricating highly controlled silicon-based
nanostructures.
In this paper, we present an attractive and innovative
fabrication technique of silicon-based nanostructures
over a large area by using amorphous silicon (α-Si) ma-
terial, which is deposited or thermally grown on a dielec-
trics substrate such as silicon oxide (or silicon nitride).
Actually, it is well known that this material has attracted
considerable interest of a large number of scientists and
researchers, who, over the years, have used it in a wide
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variety of applications especially in energy storage de-
vices from photovoltaics to thin film transistors (TFTs)
in flat panel displays. In all of these cases, one most at-
tractive point is that α-Si can be deposited very easily at
moderate temperatures with a low thermal budget by a
few different methods, such as plasma-enhanced chem-
ical vapor deposition or thermally growth technique.
These fabrication methods will not pose any impact at
all on the other layers on the silicon substrate.
However, to the best of our knowledge, although α-
Si material has obtained a wide application in semi-
conductor industry over past years, it has not been
deeply investigated yet as hard mask for the fabrica-
tion of silicon-based nanostructures until now. The
key point of the approach is that a highly tuned etch
selectivity of SiO2 over α-Si material can be easily ob-
tained from low to even infinitely high values by opti-
mized process conditions, which has been revealed
according to previous studies by us [32]. At the same
time, we have reported α-Si material used as a robust
capping layer that can generate successfully sub-30-
nm gate patterns with smooth and perfectly vertical
sidewalls for advanced 22-nm and 14-nm nodes
CMOS devices, respectively [32, 33].
Here, based on our previous work, the α-Si material
will be used as a versatile mask layer to fabricate a wide
variety of periodic SiO2 nanostructures including SiO2
nanotrench, Si nanoline, and nanofin to aim at broad-
ening application fields of the material by a combin-
ation with electron beam (e-beam) lithography. In
addition, we will make further investigation to explore
well-controlled processes for the fabrication of sub-10-
nm silicon nanostructures. Compared with other fabri-
cation techniques reported before, the novel approach
is simple, efficient, and easy to implement. It will be ex-
pected a new emerging and disruptive technology with
low process complexity and good compatibility with
existing silicon integrated circuit and is an important
step towards facile realization of cost-effective nanoe-
lectronic and optoelectronic devices.
Methods
Wafer Preparation
All experiments were conducted on 200-mm single crystal
silicon substrates (p-type, (100), 1–10 Ω·cm). First, SiO2
film was deposited over the bulk silicon substrate using
plasma-enhanced chemical vapor deposition (PECVD)
followed by α-Si material thermally grown over the SiO2
layer using a rapid thermal processing (RTP) tool. Then,
the electron beam resist using a negative tone resist AR-
N-7520 (non-chemically amplified resist) was spin-coated
on the underlying α-Si material by Kingsemi automatic
track with a post-applied baking temperature of 180 °C for
180 s. To obtain highly dense nanoline and nanotrench ar-
rays, the resist exposure was performed at a Gaussian
(spot) beam system, NBL NB5. After e-beam writing,
post-exposure baking (PEB) of 75 °C for 120 s was per-
formed. The wafers were developed of 60 s in 2.38 %
TMAH (tetramethylammonium hydroxide) developer and
then rinsed with DI water. Post-development baking
(PDB) of 130 °C for 120 s for further drying and hardening
of e-beam resist was applied.
Fabrication of SiO2 Nanostructures
Figure 1 shows a schematic illustration of the process
for fabricating SiO2 trench nanostructures. A reactive
ion etch (RIE) process is used to transfer exposed resist
patterns into the underlying α-Si film by an inductively
coupled plasma etch tool (Lam TCP 9400DFM) using
Cl2/HBr/O2 plasma chemistries. It can provide a suffi-
ciently high selectivity between α-Si material and the re-
sist because etch property of α-Si material is inherently
similar to that of poly-silicon. It is well known that poly-
silicon etch has been applied in semiconductor fabrica-
tion for many years. Moreover, it must be pointed out
that the e-beam resist is very necessarily removed after
α-Si patterning, which can be easily achieved by an O2
plasma strip in combination with a wet cleaning process
in dilute hydrofluoric acid (DHF) followed by sulfuric
peroxide mixtures (SPM). This is a critical step to
achieve good uniformity and smooth sidewalls for
PR -Si SiO2 Silicon
a  b    c             d
Fig. 1 Schematics of the process for fabricating SiO2 nanostructures. a E-beam lithography. b α-Si mask is opened using the resist mask by RIE.
c SiO2 nanofeatures are produced by RIE. d α-Si mask is selectively removed using wet etch in TMAH solution to form final SiO2 nanostructures
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subsequent SiO2 nanopatterning because the resulting
etched pattern edge roughness and sidewall surface will
be easily impacted by some residues occurred during
α-Si etch. Otherwise, it will be very difficult to obtain
desirable SiO2 nanostructures with highly smooth
sidewalls.
In the following, the critical SiO2 layer can be patterned
by Lam Exelan HPT tool with fluorocarbon-based plasma
chemistry. It is worthwhile noting that different plasma
mixture gases can be used for different SiO2 nanostruc-
tures to meet different stringent requirement from a wide
variety of specific applications in nanofabrication. In this
work, we have demonstrated two different SiO2 nano-
structures including nanotrench and nanoline. For the
former, to maintain good profile control, heavily polymer-
izing plasma chemistries, such as C4F6/CO/Ar/O2, are
often used by depositing a thin passivation layer on the ex-
posed surfaces. However, the latter often uses relatively
lean polymerizing plasma chemistries, such as CF4/CHF3/
Ar/O2, CF4/CH2F2/Ar/O2, in order to keep nearly vertical
etch profile and smooth sidewalls. Their aims are mainly
meet the requirement from specific nanostructure applica-
tions. Then, the remaining α-Si mask can be selectively
removed by wet etch in TMAH solution without any
damage on underlying substrate layer.
Fabrication of Si Nanostructures
Based on SiO2 nanostructures fabricated above, Si nano-
structures can be easily produced by a RIE process. Obvi-
ously, silicon substrate etch is very similar to α-Si etch with
facile fabrication characteristics. Especially, the remaining
α-Si material after etch previously can be completely re-
moved during silicon patterning without requirement of an
extra process and no significant pattern damage.
Results and Discussion
Fabrication of SiO2 Nanostructures
To demonstrate the important applications of our novel
method, a facile process fabricating SiO2 trench nano-
structures with below 45 nm will be firstly developed
using α-Si mask, as shown in Fig. 1 showing a schematic
illustration. Here, the e-beam dose is 500 μC/cm2 for
the exposure of nanopatterns, performed at an acceler-
ation voltage of 80 kV with a beam current of 3 nA with
small beam spot size. The critical dimension of the resist
arrays patterned using the e-beam lithography is mea-
sured to be about 40-nm width with a period (pitch) of
80 nm. The etch process for the α-Si mask is highly sug-
gested using a mixture of halogen-based not SF6-based
plasma chemistries, because the latter will easily induce
a severely deteriorated pattern edge roughness due to
weak resistance of the resist to fluorine radical16.
As shown in Fig. 2, periodic top-down and cross-
sectional SEM images of α-Si patterns have been suc-
cessfully fabricated using the e-beam resist as a mask,
whereby the resist is still remained demonstrating a suf-
ficiently high etch selectivity between α-Si and resist,
such resulting in a good pattern transfer with a high
fidgety. It can be clearly seen that 50-nm thick highly or-
dered α-Si patterns show very smooth sidewalls by using
optimized process conditions. In addition, the resulting
etched α-Si mask demonstrates an almost vertical profile
with only slightly tapered sidewall angle. A detail of
process condition can be described as follows: 10 mtorr
chamber pressure, 250 W source power, −300 V bias
voltage, 200 sccm HBr, and 1 sccm O2 flow rate. In most
of applications, at least 30 % over etch is necessarily re-
quired to make sure a complete opening of α-Si mask
layer in order to improve image quality of subsequent
nanopatterns transfer.
Then, α-Si patterns produced above can be directly
served as an etch mask to feature various designed SiO2
nanostructures by appropriate pattern transfer processes.
Figure 3 shows a top-down and cross-sectional SEM im-
ages of SiO2 nanotrench arrays on the silicon substrate.
Note that, here, it should be pointed out that the
remaining resist film after α-Si patterning is very neces-
sarily removed in order to avoid a potential impact on
the SiO2 layer etch process. Otherwise, in this case, it
will be very difficult to obtain smooth and desirable SiO2
a b c
Fig. 2 SEM images of α-Si mask opening with 40-nm line width and 40-nm spacing. a The resist is patterned by e-beam lithography, and the
bright area is the line. b α-Si nanofeatures are produced by a RIE process in ICP etcher by Cl2/HBr/O2 plasma chemistry. c Cross-sectional view of
b shows a highly vertical and smooth etch profile with a superior etch uniformity
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features, and a severe pattern distortion is very likely
produced. The resist removal can be achieved by an O2
plasma strip in combination with a wet cleaning process
in dilute hydrofluoric acid (DHF) followed by sulfuric
peroxide mixtures (SPM). Then, the highly ordered α-Si
patterns formed previously are transferred into the
underlying SiO2 film by LAM Exelan Hpt etcher.
Actually, pattern transfer with a good fidelity into the
underlying SiO2 film to create a high aspect ratio structure
is always a challenge in nanometer scales. To maintain ac-
curate profile control to SiO2 layer, a standard patterning
strategy in the industry is to use heavily polymerizing
plasma chemistries to form a thin fluorocarbon polymer
layer on all exposed surfaces during the etch process.
As shown in Fig. 3, the etched trench shows a slightly
tapered profile which will be more favorable for subse-
quent film filling. Especially, the α-Si layer is almost
completely kept showing a superior resistance to the
SiO2 material by fluorocarbon base plasma chemistries
using a gas mixture of C4F6 7 sccm, CO 90 sccm, O2
5 sccm, and Ar 150 sccm at a chamber pressure of
65 mtorr with a source power of 1600 W and a bias
power of 1300 W. In this step, the etch process not only
can suppress the etch stop with processing but also can
assure a desirable etch profile to be achieved and does
not cause any pattern distortion, which is very signifi-
cant to nanoelectrionic devices application.
It is well known that RIE process generally induces
surface modifications such as nonvolatile fluorocarbon
polymers on the exposed surfaces. These highly passiv-
ated polymers contribute to easy formation of a high re-
sistance material which increases the contact resistance
significantly and thus also raises device reliability con-
cerns. For these reasons, these polymers must be select-
ively and completely removed before subsequent film
filling inside the trench to avoid contamination and
achieve good adhesion and coverage. As a consequence,
their successful removal is very critical for subsequent
device integration. However, it is well known that these
polymers are nonvolatile and also chemically and
thermally stable due to their inherently organic charac-
teristics. Moreover, fundamentally, it is very difficult to
remove such polymers completely in high aspect ratio
trench nanostructures especially in nanometer scale size.
Here, it can be easily seen from Fig. 3 that, although
etched SiO2 nanostructures have been performed a typ-
ical cleaning after etch, the resulting etch result still
shows a fairly rough surface characteristic due to diffi-
culties in remove and dissolve chemically these polymers
on the trench sidewalls. It is evidently seen that a large
number of polymer films are still left on the wafer sur-
faces and trench sidewall surfaces, especially in outer
side of trenches, as shown in Fig. 3b. It indicates that
current post-RIE cleaning method is not very effective in
removing fluorocarbon polymer films. The post-RIE
method is based on a typical ex situ O2 plasma strip in
combination with a wet clean process which includes a
dip in dilute hydrofluoric acid (DHF) followed by sul-
furic peroxide mixtures (SPM) and ammonia peroxide
mixtures (SC1) chemicals.
Although, a large number of studies have been carried
out on the dry cleaning of RIE induced polymers in this
aspect, most of studies focus on the ex situ O2 plasma
removal of polymers, because it is thought to be the
most effective method. It is achieved by an oxidation re-
action with the polymers followed by a chemical wet
clean, which can easily complete the cleaning process to
avoid leaving polymers behind [34, 35]. However, as the
feature size gets smaller to nanometer scale, the typical
process has been found to be less effective in removing
organic polymers completely.
In this study, we propose an in situ dry cleaning ap-
proach by an immediate O2 plasma strip after SiO2 etch
in the reaction chamber. It proves to be very effective in
organic polymer removal because oxygen plasma attacks
the fluorocarbon film at unsaturated bonds and forms
volatile products; thus, the thick passivation film depos-
ited on the surface can be oxidized and broken into
smaller fragments by the in situ O2 plasma treatment.
Then, a typical wet clean process can be followed to
Fig. 3 SEM views of SiO2 nanostructures with top CD of around 35 nm. a Highly passivated polymer films deposited on the trench sidewalls.
b Tilted view of a showing residual polymers on the trench sidewalls and wafer surfaces
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remove those residual fragments as stated above. As
shown in Fig. 4, it indicates very clean and smooth side-
wall surfaces with a top width of around 35 nm. In
addition, all etched SiO2 trenches are highly uniform.
The etched depth of the SiO2 trench nanostructures can
be easily controlled by processing time.
With the novel technique, α-Si has demonstrated a great
potential for the fabrication of SiO2 nanostructures with
smooth sidewalls. The facile fabrication approach can be
easily extended to produce a wide variety of nanostruc-
tures with smaller or larger sizes. Although e-beam
lithography is the most commonly used technique in con-
structing nanostructures with high degree of control, the
generation of secondary electrons during electron bom-
bardment makes it difficult to pattern with sub-10-nm
resolution. However, our approach is not intrinsically lim-
ited to the dimensions, densities, and shapes, since suc-
cessful realization of these arrays mainly relies on a
superior etch resistance of SiO2 over α-Si material. In this
case, we provide another demonstration that indicates
highly ordered periodic SiO2 nanotrench arrays with a top
width of around 70 nm, as shown in Fig. 5.
Fabrication of Silicon Nanolines
The nanostructures we have generated suggest that the
simple, top-down patterning technique can achieve sub-
40-nm features. In addition to the fabrication of SiO2
nanostructures, we can easily extend this method to
generate a large variety of silicon nanostructures. For ex-
ample, large area silicon nanostructures can be facilely
obtained by transferring the SiO2 nanopatterns fabri-
cated previously into silicon substrates to produce desir-
able arrays and replicate the nanostructures using a RIE
process. As shown in Fig. 6a, the resulting etched SiO2
nanoline arrays, with a width of 40 nm, a period (pitch)
of 80 nm, and a height of 50 nm, have been successfully
demonstrated using plasma mixture gases consisting of
CF4 and CHF3. Smooth and nearly vertical etched side-
walls show an almost perfect pattern transfer from the
α-Si mask. After patterning SiO2, the top α-Si mask layer
is not damaged or attacked at all in vertical direction
except a slight lateral loss at the top of the layer. It im-
plies a relatively high etch selectivity between them. In
this case, it is obviously expected that SiO2 nanoline ar-
rays with a smaller size and period may be achieved by
the facile fabrication approach combined with a more
aggressive lithography technology such as self-assembly
of block copolymer.
In addition, the SiO2 nanopatterns formed above can be
directly used as an etch mask to transfer into the under-
lying various electronic function materials or layers such
as silicon, germanium, SiGe, transistor gate, III–V mate-
rials, or other semiconductor materials to fabricate specif-
ically required nanostructures by typical RIE processes, as
shown in Fig. 6a. In the following, we give an exemplifica-
tion to show a typical fabrication of silicon nanoline arrays
applied in such as photonic crystal or biosensor devices.
Figure 6b shows etched SiO2 nanopatterns with a nearly
vertical sidewall profile using a mixture gas of CF4 and
CHF3. Then, it can be precisely transferred into the under-
lying silicon material to produce highly controlled silicon
nanoline arrays with 40-nm width and 40-nm spacing, as
shown in Fig. 6c. Similarly, silicon nanoline arrays with
various different sizes can be controllably fabricated by
the approach, as presented in Fig. 6d, e with 30-nm and
20-nm width, respectively.
The simple method shows a high scalability and super-
ior compatibility with standard top-down nanofabrica-
tion. Here, it needs to mention that, due to resolution
limit of e-beam resist, silicon nanoline arrays with a
minimum width of 20 nm and a period of 60 nm is only
shown. It indicates a fairly high aspect ratio structure of
near 5:1 with almost smooth sidewalls, which proves
again that the ultimate size limit of nanostructures fabri-
cated is determined by the patterning capability of lith-
ography technology rather than the approach itself
proposed in this work. Especially, it is worthwhile noting
that the remaining top α-Si after SiO2 patterning has
been completely removed during the fabrication of sili-
con nanostructures, because α-Si material behaves a
similar etch property to silicon. As shown in Fig. 6f, no
top α-Si remaining can be observed, which significantly
a b c
Fig. 4 Top-down and cross-sectional SEM views of SiO2 trench nanostructures using newly developed cleaning process. a The SiO2 trench arrays
fabricated show highly uniform and smooth characteristics on whole wafer surfaces. b Passivated films deposited on the trench sidewalls have
been completely cleaned using the novel in situ plasma treatment. c Tilted view of b shows highly aligned and uniform arrays
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avoids the use of an extra process, demonstrating an en-
hanced process window.
Fabrication of Silicon Nanofins
In this work, due to the limit of our e-beam lithography
as stated above, it is very hard to pattern silicon nano-
structures with sub-10-nm resolution. However, by
combing with other assisted post-treatment methods
such as oxidation or anneal processes, fabricated silicon
nanostructures can be further trimmed to produce size
controllable nanostructures with smaller lateral reso-
lution than 10 nm. For example, for 14-nm node FinFET
devices, top CD of fin arrays is generally less than
10 nm, which can be easily fabricated by above methods.
The three-dimensional view of bulk FinFET device is
shown in Fig. 7. Note that, here, we only demonstrate a
Fig. 5 Cross-sectional SEM views of SiO2 nanostructures with top CD of 70 nm. a Smooth trench sidewalls with a high aspect ratio of 5:1. b Tilted





Fig. 6 Fabrication of highly controlled periodic silicon nanoline arrays. a A schematic illustration for the fabrication of silicon nanoline structures.
b Cross-sectional views of etched SiO2 nanolines using α-Si mask. c–e Top-down SEM images of parallel silicon nanoline arrays with smooth
sidewalls showing 40-, 30-, and 20-nm CD, respectively. f Cross-sectional SEM images of e with a high aspect ratio of 5:1
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cross-sectional view parallel to bulk fin. Detailed fabrica-
tion process flow of bulk FinFET device is referred to
our previously published paper [32]. it is clearly ob-
served that highly aligned silicon nanofin arrays are sig-
nificantly trimmed with top CD of around 5 nm by
pattern transfer of α-Si/SiO2 masks followed by a dry
oxidation treatment. This fully demonstrates a great po-
tential of α-Si material in novel device fabrication.
Conclusions
We have proposed a novel facile nanofabrication tech-
nique of highly controlled silicon-based nanostructures
using a simple α-Si material. It is a fully CMOS-
compatible new patterning strategy to transfer the resist
pattern into the underlying substrate layer. Our results
demonstrate that the novel approach has own excellent
advantages compared with other nanofabrication tech-
niques described thus far. First, the novel nanofabrica-
tion leads to efficient and easy formation of silicon-
based nanostructures with high process controllability
over a large area. Second, the novel technique can be ap-
plied to pattern most materials or layers in IC fabrica-
tion such as silicon, germanium and transistor gate, or
dielectric materials to fabricate specifically required
nanostructures by RIE processes. Finally, we believe that
smaller nanostructures may be achievable by using ap-
propriate templates, such as a combination with DSA.
As a result, we believe that the novel nanofabrication
will serve as an excellent alterative for creating a wide
variety of silicon-based nanostructures with high reso-
lution and process controllability.
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